Laboratory Manual

DIGITAL ELECTRONICS

For

Second Year Students CSE / IT
Dept: Computer Science & Engineering (NBA Accredited)
It is my great pleasure to present this laboratory manual for Second year engineering students for the subject of Digital Electronics keeping in view the vast coverage required for visualization of concepts of Digital Electronics with simple language.

As a student, many of you may be wondering with some of the questions in your mind regarding the subject and exactly what has been tried is to answer through this manual.

As you may be aware that MGM has already been awarded with ISO 9000 certification and it is our endure to technically equip our students taking the advantage of the procedural aspects of ISO 9000 Certification.

Faculty members are also advised that covering these aspects in initial stage itself, will greatly relived them in future as much of the load will be taken care by the enthusiasm energies of the students once they are conceptually clear.

Dr S.D.Deshmukh
Principal
LAboratory Manual Contents

This manual is intended for the Second year students of CSE branches in the subject of Digital Electronics. This manual typically contains practical/Lab Sessions related Digital Electronics covering various aspects related the subject to enhanced understanding.

Students are advised to thoroughly go through this manual rather than only topics mentioned in the syllabus as practical aspects are the key to understanding and conceptual visualization of theoretical aspects covered in the books.

Good Luck for your Enjoyable Laboratory Sessions

Prof.D.S.Deshpande
HOD, CSE

Ms. Neha R. Khatri
Assist Prof, CSE Dept.
**DOs and DON’Ts in Laboratory:**

1. Make entry in the Log Book as soon as you enter the Laboratory.

2. All the students should sit according to their roll numbers starting from their left to right.

3. All the students are supposed to enter the terminal number in the log book.

4. Do not change the terminal on which you are working.

5. All the students are expected to get at least the algorithm of the program/concept to be implemented.

6. Strictly observe the instructions given by the teacher/Lab Instructor.

**Instruction for Laboratory Teachers::**

1. Submission related to whatever lab work has been completed should be done during the next lab session. The immediate arrangements for printouts related to submission on the day of practical assignments.

2. Students should be taught for taking the printouts under the observation of lab teacher.

3. The promptness of submission should be encouraged by way of marking and evaluation patterns that will benefit the sincere students.
SUBJECT INDEX

1. Study of digital ICs & verification of Logic Gates

2. Study & verification of operation of Half Adder & Full Adder.

3. Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC.

4. Design and develop the Verilog / VHDL code for an 8:1 multiplexer. Simulate and verify its working.

5. Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table.

6. Design and develop the Verilog / VHDL code for D Flip-Flop with positive-edge triggering. Simulate and verify its working.

7. Design and implement a mod-n (n<8) synchronous up counter using JK Flip-Flop ICs and demonstrate its working.

8. Design and develop the Verilog / VHDL code for mod-8 up counter. Simulate and verify its working.

9. Design and implement a ring counter using 4-bit shift register and demonstrate its working.

10. Design and develop the Verilog / VHDL code for switched tail counter. Simulate and verify its working.

11. Design and implement an asynchronous counter using decade counter IC to count up from 0 to n (n<=9) and demonstrate its working.

Experiment No.1

Aim: To Study logic gates such as AND, OR, NOT, NAND, NOR, XOR

Apparatus: Bread board, wires, IC-7402(AND), 7432(OR), 7404 (NOT)

Theory:
1. **AND**:
   Logical AND operation is defined as “the output is 1 iff all the inputs are 1”
   Circuit of logical AND is shown below. It has N inputs (N>=2) and one output. Digital signals are applied at the input terminal marked A, B, C…..N, the other terminal being grounded(not shown in diagram). The output is obtained at the terminal marked Y, and it is also a digital signal.

   ![AND gate diagram](image)

   Mathematically, AND operation is written as
   \[ Y = A \land B \land C \]
   \[ Y = A \cdot B \cdot C \]
   \[ Y = ABC\ldots\ldotsN \]

   **Truth Table for AND operation**

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

2. **OR**:
   Logical OR operation is defined as “the output is 1 if at least one of the inputs is 1”.
   Circuit of logical OR is shown below. It has N inputs (N>=2) and one output. Digital signals are applied at the input terminal marked A, B, C…..N, the other terminal being grounded(not shown in diagram). The output is obtained at the terminal marked Y, and it is also a digital signal.
Mathematically, OR operation is written as

\[ Y = A \text{ OR } B \text{ OR } C \]
\[ Y = A + B + C + \ldots + N \]

Truth Table for OR operation

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

3.NOT:
Logical NOT operation is also called as Inverter. It has one input (A) and one output (Y). Its logic Equation is written as

\[ Y = \text{NOT} \ A \]

And is read as “Y equals not A” or “Y equals complement of A”.
4. **NAND Gate:**
The output is 1 when either of inputs A or B is 1, or if neither is 1. In other words, it is normally 1, going 0 only if both A and B are 1.

Fig 4. LOGIC DIAGRAM OF NAND GATE

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

4. **NOR Gate:**
A HIGH output (1) results if both the inputs to the gate are LOW (0). If one or both input is HIGH (1) or LOW output (0) results. NOR is the result of the negation of the OR operator. NOR is a functionally complete operation -- combinations of NOR gates can be combined to generate any other logical function. By contrast, the OR operator is *monotonic* as it can only change LOW to HIGH but not vice versa.

Fig 5. LOGIC DIAGRAM OF NOR GATE

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
5. XOR Gate:

A HIGH output (1) results if one, and only one, of the inputs to the gate is HIGH (1). If both inputs are LOW (0) or both are HIGH (1), a LOW output (0) results.

XOR gate is short for exclusive OR. This means that precisely one input must be 1 (true) for the output to be 1 (true). A way to remember XOR is "one or the other but not both."

Fig 6. LOGIC DIAGRAM OF XOR GATE

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Procedure:
1) To pin number 14 Of all IC's Vcc is applied & pin number 7 is grounded.
2) Assemble the circuit on breadboard according to the pin configuration.
3) Give the logical inputs and check for the proper output.

Conclusion: Hence verified the logical AND, OR, NOT, NAND, NOR, XOR Operation.
Experiment No.2

Aim: To study & verification of operation of half and full adder.
Apparatus: Bread board, wires, IC-7402(AND), 7432(OR), 7486 (XOR)
Theory:

Half Adder:

Half Adder is a combinational circuit that performs addition of two bits. It has two inputs and two outputs. The two I/Ps are the two 1-bit numbers A and B designated as augend and addend bits. The two O/Ps are the sum ‘S’ of A and B and the carry bit, denoted by ‘C’.

Truth Table of a half adder can be derived by performing binary addition of augend and addend bits as follows:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Sum</th>
<th>Carry</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

From the truth table, Boolean Expression can be derived as:

\[ S = A'B + AB' = A \oplus B \]

\[ C = AB \]

A Half Adder circuit can be implemented using AND & OR logic gates or by using XOR & AND logic gates. Both these implementations are shown in the image below:
Since NAND is considered as Universal Logic Gate which means that all other logic gates can be derived from it, below is the implementation of a Half Adder circuit using NAND logic gate:

\[
AB' = A' + B
\]

\[
A'B = A + B'
\]

\[
(\overline{A' + B}) \overline{(A + B')}
= (\overline{A' + B}) + (A + B')
= AB' + A'B = S
\]

\[
AB = C
\]

**Full Adder:-**

Full Adder is a combinational circuit that performs addition of three bits. It consists of three inputs and two outputs. Two of the inputs denoted by A and B are augend and addend bits that are to be added, & third input denoted by \(C_i\) represents the carry bit from the previous lower significant position. The two O/Ps are the sum ‘S’ of A and B and the carry bit, denoted by \(C_o\).

**Truth Table** of a full adder can be derived as follows:

<table>
<thead>
<tr>
<th>(C_i)</th>
<th>A</th>
<th>B</th>
<th>Sum</th>
<th>Carry</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

From the truth table, Boolean Expression can be derived as:

\[
S = C_i \oplus A \oplus B
\]

\[
C_o = AB + (A \oplus B) C_i
\]
A full adder circuit can be realized using half adder circuits as shown in the image below:

Using OR, XOR and AND logic gates, a **full adder** circuit can be implemented as below:

**Procedure:**
1) To pin number 14 of all IC’s $V_{cc}$ is applied & pin number 7 is grounded.
2) Assemble the circuit on breadboard according to the pin configuration.
3) Give the logical inputs and check for the proper output.

**Conclusion:** Hence verified the truth table for half adder and full adder.
Experiment No.3

Aim: Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC.

Apparatus: Bread board, wires, IC 74LS151.

Theory:
Simplify the function using MEV technique $f(a,b,c,d) = \sum m(2,3,4,5,13,15) + \sum c(8,9,10,11)$

<table>
<thead>
<tr>
<th>Decimal</th>
<th>LSB</th>
<th>$f$</th>
<th>MEV map entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>0\textsubscript{10}</td>
<td>0000</td>
<td>0</td>
<td>0---D\textsubscript{0}</td>
</tr>
<tr>
<td>1\textsubscript{10}</td>
<td>0001</td>
<td>0</td>
<td>1---D1</td>
</tr>
<tr>
<td>1\textsubscript{9}</td>
<td>0010</td>
<td>1</td>
<td>1---D\textsubscript{2}</td>
</tr>
<tr>
<td>2\textsubscript{9}</td>
<td>0011</td>
<td>1</td>
<td>1---D\textsubscript{3}</td>
</tr>
<tr>
<td>2\textsubscript{8}</td>
<td>0100</td>
<td>1</td>
<td>X---D\textsubscript{4}</td>
</tr>
<tr>
<td>3\textsubscript{8}</td>
<td>0101</td>
<td>1</td>
<td>X---D\textsubscript{5}</td>
</tr>
<tr>
<td>3\textsubscript{7}</td>
<td>0110</td>
<td>0</td>
<td>d---D\textsubscript{6}</td>
</tr>
<tr>
<td>4\textsubscript{7}</td>
<td>0111</td>
<td>0</td>
<td>d---D\textsubscript{7}</td>
</tr>
<tr>
<td>4\textsubscript{9}</td>
<td>1000</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>5\textsubscript{9}</td>
<td>1001</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>6\textsubscript{10}</td>
<td>1010</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>6\textsubscript{11}</td>
<td>1011</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>7\textsubscript{12}</td>
<td>1100</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>7\textsubscript{13}</td>
<td>1101</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>7\textsubscript{15}</td>
<td>1110</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>8\textsubscript{15}</td>
<td>1111</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Pin Diagram of Ics Used:
Conclusion: Thus we have studied the pin diagram of IC 74151 Multiplexer by solving simple example.
Experiment No.4

**Aim:** Design and develop VHDL code for 8:1 MUX. Simulate and verify its working.

**Theory:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux1 is
    Port ( I : in std_logic_vector(7 downto 0);
            sel : in std_logic_vector(2 downto 0);
            zout : out std_logic);
end mux1;

architecture behavioral of mux1 is
begin
    zout <= I(0) when sel="000" else
            I(1) when sel="001" else
            I(2) when sel="010" else
            I(3) when sel="011" else
            I(4) when sel="100" else
            I(5) when sel="101" else
            I(6) when sel="110" else
            I(7);
end behavioral;
```
Conclusion: Hence we have studied 8:1 multiplexer.
Experiment No.5

Aim: Realize a J-K Master/Slave FF using NAND gates and verify its truth table.

Apparatus: Bread board, wires, IC 74LS00, IC 74LS10, IC 74LS20.

Theory:
Pin Details of the ICs: 7400

Master-Slave Flip Flop:-

The circuit of Master-Slave Flip Flop is basically two latches connected serially. The first latch is called the Master and the second is termed Slave. In a Master-Slave Flip Flop inputs are fed at the +ve edge and output is available at the -ve edge.

Let Qn and Qn+1 represent the present state and next state of the flip flop, here is the truth table and circuit diagram of a Master-Slave Flip Flop:

<table>
<thead>
<tr>
<th>CLK</th>
<th>J</th>
<th>K</th>
<th>Qn+1</th>
<th>Qn+1’</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Qn</td>
<td>Qn’</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Qn’</td>
<td>Qn</td>
</tr>
</tbody>
</table>
Clock is connected directly to Master and inverted to Slave. When clock is high – Master is functional and when clock is low – Slave is functional. Q and Q’ will be same as QM and QM’. Thus, what a master latch does when the clock goes high, the slave latch copies when the clock goes low.

For example, when J=1, K=1, let Qn=0 and Qn’=1. When clock is high then Qn+1=QM=1, QM’=0. When clock is low then Q=QM=1, Q’=QM’=0. Thus, even when J=1, K=1, the outputs are complement to each other.

<table>
<thead>
<tr>
<th>Clk</th>
<th>J</th>
<th>K</th>
<th>Q</th>
<th>Q'</th>
<th>comment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>Qn</td>
<td>Qn'</td>
<td>No change</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Set</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>Qn</td>
<td>Qn'</td>
<td>toggle</td>
</tr>
</tbody>
</table>
Procedure:

(1) Verify all components and patch chords whether they are in good condition or not.
(2) Make connection as shown in the circuit diagram.
(3) Give supply to the trainer kit.
(4) Provide input data to circuit via switches.
(5) Verify truth table sequence and observe outputs.

Conclusion: - Hence we have studied the working of master slave J K flip flop
Experiment No.6

Aim: Design and develop the VHDL code for D Flip-Flop with positive-edge triggering. Simulate and verify its working.

Theory:
D Flip Flop - Delay Flip Flop:
D Flip Flop or a Delay Flip Flop has only data input D and two outputs which are complementary to each other and are denoted by Q and Q’. The Q output is identical to the D input except with one pulse time delay, hence the name D Flip Flop. D flip flop is used to avoid the forbidden state of S-R Latch. Since the inputs to the cross coupled NAND gates (gate 3 & 4) are always in opposite states, the invalid state (forbidden state) never occurs.

Let Qn and Qn+1 denote the present state and next state of the flip flop, here is the truth table and circuit diagram of a D Flip Flop

<table>
<thead>
<tr>
<th>D</th>
<th>Qn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Application:
It is used in applications where delay is required.
-- VHDL code for D Flip Flop Counter.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity d_ff is
   Port ( D, Clk : in std_logic;
           Q : inout std_logic;
           Qbar : out std_logic);
end d_ff;

architecture behavioral of d_ff is
begin
   process(clk)
   begin
      if rising_edge(clk) then
         Q<:='D';
      end if;
   end process;
   Qbar<:='not Q';
end behavioral;

D-flipflop simulation result-

Conclusion:- Thus we have studied working of D Flip Flop with its VHDL code.
Experiment No.7

**Aim:** Design and implement a mod-n (n<8) synchronous up counter using JK Flip-Flop ICs and demonstrate its working.

**Apparatus:** - Bread board, wires, IC 7486, IC 7408.

**Pin diagram of 7476**

![Pin diagram of 7476](image)

**Function Table**

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>PR</td>
<td>CLR</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

**IC 7408**

![IC 7408](image)
Theory:
The ripple counter requires a finite amount of time for each flip flop to change state. This problem can be solved by using a synchronous parallel counter where every flip flop is triggered in synchronism with the clock, and all the output which are scheduled to change do so simultaneously.

The counter progresses counting upwards in a natural binary sequence from count 000 to count 100 advancing count with every negative clock transition and get back to 000 after this cycle.

\[
\begin{array}{cccc}
Q_n & Q_{n+1} & J & K \\
0 & 0 & 0 & X \\
0 & 1 & 1 & X \\
1 & 0 & X & 1 \\
1 & 1 & X & 0 \\
\end{array}
\]

Circuit Diagram:

K-Maps:
Conclusion: Thus we have studied the implementation of mod-n (n<8) synchronous up counter using JK Flip-Flop.
Experiment No.8

Aim: Design and develop the VHDL code for mod-8 up counter. Simulate and verify its working.

Theory:

![Diagram of Mod-8 Counter]

Truth Table

<table>
<thead>
<tr>
<th>rst</th>
<th>Clk</th>
<th>En</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>0000</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0001</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0010</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0011</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0100</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0101</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0110</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0111</td>
</tr>
</tbody>
</table>

--VHDL code for Mod-8 Counter--

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

desity mod_8 is
    Port ( rst, clk, en: in std_logic;
    q : inout std_logic_vector(3 downto 0));
end mod_8;

architecture behavioral of mod_8 is
begin
    process(clk,rst) is
    begin
        if rst='1' then q<="0000";
        elsif rising_edge(clk) then
            if en='1' then
                Q<=Q+1;
            end if;
            if Q="0111" then
                Q<="0000";
            end if;
        end if;
    end process;
end behavioral;
```
Conclusion:- Thus we have studied VHDL code for mod-8 up counter.
Experiment No.9

**Aim:** Design and implement a ring counter using 4-bit shift register and demonstrate its working.

**Apparatus:** Bread board, wires, IC 7495.

**Pin Diagram of IC1:**

IC-7495

![Pin Diagram of IC1](image)

**Theory:**
Ring Counter is a basic register with direct feedback such that contents of the register simply circulate around the register when the clock is running. Here last output Q4 in a shift register is connected back to the serial input.

**Function Table:**

<table>
<thead>
<tr>
<th>Clock (CLK)</th>
<th>Qa</th>
<th>Qb</th>
<th>Qc</th>
<th>Qd</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Circuit Diagram:**

![Circuit Diagram](image)
There are couples of ways to define a Register used in Digital Electronics.

“Registers are data storage devices that are more sophisticated than latches.”

“A register is a group of binary cells suitable for holding binary information.”

“A group of cascaded flip flops used to store related bits of information is known as a register.”

**Application of Registers**

These are used in computers for

- Temporary storage
- Data transferring
- Data manipulation
- As counters

**Shift Register**

A register that is used to assemble and store information arriving from a serial source is called a shift register. Each flip flop output of a shift register is connected to the input of the following flip flop and a common clock pulse is applied to all flip flops, clocking them synchronously. Hence the shift register is a synchronous sequential circuit. An n-bit shift register consists of n Flip Flops and the gates control the shift operation.

There are four types of Shift Registers:

1. Serial-In, Serial-Out (SISO)
2. Parallel-In, Serial-Out (PISO)
3. Serial-In, Parallel-Out (SIPO)
4. Parallel-In, Parallel-Out (PIPO)
**Conclusion:** - Hence we have studied implementation of ring counter using 4-bit shift register.

**Procedure:**
1. Verify all components and patch chords whether they are in good condition or not.
2. Make connections as shown in the circuit diagram.
3. Give supply to the trainer kit.
4. Provide input data to circuit via switch.
5. Verify truth table sequence and observe outputs.

**Conclusion:** - Hence we have studied implementation of ring counter using 4-bit shift register.
Experiment No.10

**Aim:** Design and develop the VHDL code for switched tail counter. Simulate and verify its working.

**Theory:**

```
--VHDL code for Johnson counter.
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity jc is
  Port ( clk, en, rst : in std_logic;
         q : inout std_logic_vector(3 downto 0));
end jc;

architecture behavioral of jc is
begin
  Process(clk,rst)
  begin
    if rst='1' then
      q<="0001";
    elsif rising_edge (clk) then
      if en='1' then
        q<=(not q(0)) & q(3 downto 1);
      end if;
    end if;
  end process;
end behavioral;
```
**Johnson Counter:**

Johnson counter or Switch Tail or Twisted Ring Counter is a synchronous counter. An n-bit ring counter circulates a single bit among the flip flops to provide n distinct states. The number of states can be doubled if the shift register is connected as a switch tail ring counter.

A switch tail ring counter is a circular shift register with the complement output of the last flip flop connected to the input of the first flip flop. The circular connection is made from the complement output of the rightmost flip flop to the input of the leftmost flip flop. The register shifts its contents once to the right with every clock pulse and at the same time, the complement value of flip flop 4 are transferred to flip flop 1.

![Diagram of a Johnson Counter](image)

Starting from cleared states, the 4-bit switch tail ring counter goes through a sequence of 8 states. In general, a k-bit switch tail ring counter will go through a sequence of 2k states.

Starting from all 0’s, each shift operation inserts 1’s from the left until the register is filled with all 1’s. In the following sequence 0’s are inserted from the left until the register is again filled with all 0’s.

<table>
<thead>
<tr>
<th>CLK</th>
<th>Qa</th>
<th>Qb</th>
<th>Qc</th>
<th>Qd</th>
<th>Qd’</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Mod of Johnson Counter is 2n, therefore it is known as Divide by 2N Counter.

Frequency of Output = frequency of Clock Pulse / \(n\) \(f_{\text{johnson}} = f / 2n\)
Disadvantage of Johnson Counter

Disadvantage of Johnson Counter is that it doesn’t count in a binary sequence.

Johnson counters can be constructed for any number of timing sequences. The number of flip flops needed is one half the numbers of timing signals.

Switched Tail Counter simulation result:-

Output

Conclusion: - Thus we studied VHDL code for switched tail counter.
**Experiment No.11**

**Aim:** Design and implement a ring counter using 4-bit shift register and demonstrate its working. Design and implement an asynchronous counter using decade counter IC to count up from 0 to n (n<=9) and demonstrate its working.

**Apparatus:** Bread board, wires, IC 7490.

**Pin Diagram of 7490**

![Pin Diagram of 7490](image)

**Circuit Diagram:**

![Circuit Diagram](image)

**Theory:**
Asynchronous counter is a counter in which the clock signal is connected to the clock input of only first stage flip flop. The clock input of the second stage flip flop is triggered by the output of the first stage flip flop and so on. This introduces an inherent propagation delay time through a flip flop. A transition of input clock pulse and a transition of the output of a flip flop can never occur exactly at the same time. Therefore, the two flip flops are never simultaneously triggered, which results in asynchronous counter operation.
The binary counters previously introduced have two to the power \( n \) states. But counters with states less than this number are also possible. They are designed to have the number of states in their sequences, which are called truncated sequences. These sequences are achieved by forcing the counter to recycle before going through all of its normal states.

A common modulus for counters with truncated sequences is ten. A counter with ten states in its sequence is called a *decade counter*. The circuit below is an implementation of a decade counter.

![Decade Counter Circuit](image)

Once the counter counts to ten (1010), all the flip-flops are being cleared. Notice that only \( Q_1 \) and \( Q_3 \) are used to decode the count of ten. This is called partial decoding, as none of the other states (zero to nine) have both \( Q_1 \) and \( Q_3 \) HIGH at the same time. The sequence of the decade counter is shown in the table below:

<table>
<thead>
<tr>
<th>Clock Pulse</th>
<th>( Q_3 )</th>
<th>( Q_2 )</th>
<th>( Q_1 )</th>
<th>( Q_0 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Conclusion:** Thus we studied implementation of ring counter using 4-bit shift register.
Experiment No.12

**Aim:** Design a 4 bit R-2R ladder D/A converter using op-amp. Determine its accuracy and resolution.

**Apparatus:** Bread board, resistors, DMM, OP-741, connecting wires.

**Circuit diagram:**

\[
\begin{align*}
V_r &= (2^D_3 + 2D_2 + 2D_1 + 2D_0)V \\
V_r &= (3D_3 + 4D_2 + 2D_1 + 2D_0)V_r \times 2^4 \\
\text{Smallest increment or change in the output voltage} &= \text{VR} \times 2^4 \times (2R/3R)
\end{align*}
\]

**Tabular column:**

<table>
<thead>
<tr>
<th>Decimal equivalent</th>
<th>Digital inputs D3 D2 D1 D0</th>
<th>Analog output voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Theoretical value</td>
<td>Practical value</td>
</tr>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 1</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1 1 1 1</td>
<td></td>
</tr>
</tbody>
</table>

**Procedure:**
1. Make connections as shown in the circuit diagram.
2. In different digital inputs measure the analog output voltage using multimeter.
3. Tabulate the results, compare the theoretical output values with the practical ones.

**Conclusion:** Thus we have studied a 4 bit R-2R ladder D/A converter using op-amp.